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Modification of the phase lock loop synchronizing circuits
and of the method of input/output communication used in a
synchronized data sampling system, are reported. A device
known as PACER which used an analog phase lock loop for syn-
chronization and produced a non linear set of synchronizing
pulses, was modified to use a CMOS digital phase lock loop,
resulting in a linear set of pulses. The associated program-
ming which controlled the data acquisition process and sequencing,
was changed to use the direct memory access feature of the
system computer. This enabled data, from high response pressure
transducers mounted in a turbomachine, to be taken once every
rotor revolution rather than once every ten revolutions. A
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The device described herein and referred to as the "PACER"
is part of a computer controlled data acquisition system in
use at the Turbopropulsion Laboratory at the U.S. Naval Post-
graduate School. It is an electronic interface unit built of
solid state and integrated circuit components. The PACER was
designed to allow the acquisition of data from high response
transducers mounted in the case of rotating machines to be
synchronized with respect to rotor position. Using the PACER,
the analog to digital conversion of the data from a particular
transducer can be programmed to occur at any position of the
rotor with respect to the transducer, independent of rotor
speed
.
The PACER was first designed and built in a "bread board"
configuration in 1976 by James C. West as described in Refer-
ence (1). U.S. patent no. 4,181,962 was issued for the PACER
on January 1, 1980. The present hardware configuration of
PACER involves minor but important changes which improve its
performance and are documented in this report.
The original PACER made it difficult for the typical user
to acquire accurate data in a reasonable amount of time for
the following three reasons:
(1) The timing pulses generated within PACER were not
always spaced linearly in time between blade pair
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synchronizing pulses. This resulted in data which
in some cases was subtly distorted, and in other
cases appeared to have noise riding on it.
(2) The range over which the PACER could follow rotor
RPM changes and remain synchronized was limited to
approximately + 15% of the initial RPM at which the
PACER was set to take the data. This required re-
peated, and somewhat involved, manual adjustment
of an RPM "lock-on" procedure to acquire data at
different speeds.
(3) The rate at which data could be taken was limited
below the desired rate. This meant that rather than
being able to sample data on every revolution of the
rotor, the system was only capable of taking data
once every 8 to 10 revolutions, depending on RPM.
The methods used to improve the performance of the PACER
fall into two areas, hardware and software. Hardware changes
were used to improve PACER linearity, eliminate manual lock-on
procedures, and increase speed-following range. A change in
acquisition software was used to increase the rate at which
data could be taken.
The change in PACER hardware consisted of replacing the
original analog 562 phase lock loop with a CMOS digital phase
lock loop and eliminating the discrete components forming the
coupling circuit in the PLL feedback path. The change to
acquisition software involved use of the DMA (direct memory
11

access) feature of RTE-IVB system software [Ref. 2] which is
incorporated in the I/O driver written for the PACER.
As a result of the hardware and software changes which
were made, all of the limitations described above were elim-
inated. The improvement in PACER performance was verified
using test programs and rotating machine signal simulation
circuits which enabled controlled test techniques to be
employed
.
In the following section of this report a description of
the entire paced data acquisition system is given. Section
III describes the changes made to PACER hardware and the
effects of those changes, while Section IV describes the change
to acquisition software. In Section V the results of the
changes are verified with a report of the system tests. Sec-
tion VI lists conclusions and recommendations for further
system development. Appendix A contains detailed hardware
circuit design figures and Appendix B details the software
programs - both acquisition FORTRAN and system assembly lan-
guage drivers. Finally Appendix C is a step by step system
users manual for paced data acquisition.
12

II. PACED DATA ACQUISITION SYSTEM DESCRIPTION
A. GENERAL DESCRIPTION
Components of the system are shown schematically in
Figure 1 and details of the circuits, including the modifica-
tions made in the present work are shown in Figures 2-4.
The PACER acts as a secondary controller on the interface
between the Hewlett-Packard HP 21-MX computer and the A/D
converter. Referring to Fig. 1, in a normal (not paced)
data taking sequence, the 21MX would call on the A/D converter
to take an analog data sample, convert it to digital, and
output it to the computer memory. Since the computer program
execution cannot be synchronized to the rotation of the machine
shaft, the data sample would be from a random, unidentified
point.
In a paced data acquisition sequence, the PACER provides
the timing control to the 21MX computer. After the 21 MX
computer passes a word (IBLADE) to the PACER defining the
desired position, the PACER acts as an intermediary. It inter-
cepts the computer command to the A/D converter, tells the
computer that the A/D converter is in the process of acquiring
the data, then sends a command pulse to the A/D converter at
a time synchronized to the desired position in the cycle of
the rotation of the machine.
13

The sequence of events for paced data acquisition using
the software developed in the present work is as follows:
(1) The user enters the main program (which was written
to be used for system testing or for data acquisition)
.
(2) The main program prompts the user for information
regarding the (rotor) position (s) desired at which
to start taking data points. This information defines
the integer IBLADE
.
(3) The main program calls the PACER, passes IBLADE to
the PACER, and receives rotation speed (IRPM) from
the PACER. Control then returns to the main program.
(4) The main program calls the A/D converter telling it
to take a number of data samples (N) (at the desired
point). When complete, control is returned to the
main program.
(5) If a survey of positions (for example, across a pair
of blade passages) has been programmed using a DO
loop, the main program repeats steps (2) and (3),
incrementing IBLADE each time until the loop is
finished.
(6) When all data have been taken and stored in the com-
puter memory, the main program converts the digital
data (which are binary whole numbers) to decimal
values scaled appropriately to the +1.0 volt range
of the A/D converter. As programmed, it then outputs
that data to the desired peripheral (s) (i.e. the





The software used in the data acquisition should be viewed
as consisting of two separate parts, the RTE-IVB operating
system which is generated in-house following standard pro-
cedures supplied by Hewlett-Packard, and the system test and
operation FORTRAN program which may be modified at any time
by the user operating in the RTE-IVB system.
1. RTE-IVB Operating System
The RTE-IVB (Software) Operating System is generated
(and can be regenerated) by the System Manager in a process
which "configures" the System for the particular set of (I/O)
devices which the computer must address [Ref. 3]. RTE-IVB
permanently resides on disc and is automatically loaded when
the system is turned on. It consists of a collection of soft-
ware modules which perform system resource management, operator
requests for utility programs (FORTRAN compiler, file editor,
etc.), and user program scheduling for time sharing [Ref. 4].
RTE-IVB is visible to the user through interaction at the
terminal. It allows multi-programming through its scheduling
modules so that more than one user's program may be active
at a time. The input/output (I/O) drivers are a set of
modules in the RTE-IVB System. They are the software routines
which control the input and output communication between the
user's program and addressed peripheral devices. The drivers
enable efficient use of peripherals which act at different
speeds by allowing one or more fast I/O requests to be
15

processed while waiting for a request from a slow peripheral
device to be completed. A driver written for the PACER
(DVR.70) and a driver written for the A/D converter (DVR.56)
are part of RTE-IVB and are listed in Appendix B.
2 . System Test and Operation Program
The system test and operation program (A2D) is a
FORTRAN program written and used in the course of the present
work. A listing and flow diagram are given in Appendix B.
Program A2D converts the user's requests, which are entered
at the terminal, to the parameters required by the RTE-IVB
I/O drivers. It is an interactive program consisting of two
parts. The first part, a system test (subroutine ADTES) , is
entered if the user wants to carry out a test of the paced
data acquisition system simply to ensure that all components
are operating correctly. The second part, (Subroutine RPACE)
,
is executed if paced data is to be acquired from a test rig.
Both the "test" and "operation" portions of A2D use the
FORTRAN statement "CALL EXEC" to enter the appropriate driver.
The CALL EXEC statement, with its accompanying parameters,
transfers control from the FORTRAN program to the assembly
language driver for the device requested. A simplified flow
diagram of the CALL EXEC routine is shown in Figure 5. The
driver initiates the input or output task as specified in
the parameters which it received. If the task is for "output",
after the task is initiated control may return to the calling
FORTRAN program or another user's program. If the task
16

requires "input", then control may be passed to another pro-
gram, but not back to the calling program, since the calling
program must have an input value to continue executing. This
permits efficient use of the computer's time, which is essen-
tial for multi-programming, while waiting for a slow peripheral
device to complete its cycle of operation.
C. SYSTEM HARDWARE
The hardware devices used in paced data acquisition are
the HP-21MX computer with printer, its magnetic disc, plotter,
and terminal, the HP 5610A A/D converter and the PACER.
1. Hewlett Packard HP 21 MX Computer
The HP 21 MX is a (Micro-programmable) mini-computer
having 128 machine instructions and 32K of logical main frame
memory. In the present configuration a 20 megabyte capacity
disc and disc operating system are an integral part of the
system. A detailed description of the computer is given in
Reference 2.
An important feature which is typical of computers of
this size is the input-output structure. With a limited
number of relatively slow I/O devices to be serviced, the
computer can communicate with all devices through a single
port known as the I/O bus. Each device requires its own
I/O interface on the bus. The interface acts as a filter and
ensures that output information is received only by the device
designated to receive it and that input information is put
17

on the bus from only one device at a time. The I/O software
drivers control the I/O hardware interfaces by commands to
either "turn-on" or "turn-off".
2. Hewlett Packard HP 5610A A/D Converter
The HP 5610A analog-to-digital converter accepts
analog data input on up to sixteen different channels and
under computer controlled multiplexing converts to a 10 bit
binary data output. With an input conversion aperture of
50 nanoseconds, rapidly changing signals (100 KHz) can be
converted accurately. The HP 5610A can operate in one of
six modes as described in Reference 5. Currently the paced
data acquisition system uses the "random access mode" in
which a specific channel is sampled on receipt of a command
word and an encode command pulse from the 21 MX computer.
The command word tells the A/D converter which mode of opera-
tion to use and which channel number to sample. The encode
command pulse triggers the data conversion to start 2 psec
later. The data conversion itself is finished in a total
time of 10 ysec. Using computer-issued encodes, which is
the mode required for paced data, the sample cycle time is
20 usee. Hence data can be converted at rates of up to
50,000 samples per seconds, depending on how rapidly each
successive command word is received.
The other mode which is used only for non-paced data
is the Free Run, Random Access mode. In this mode the com-
mand word is required as before, but no encode command is
18

needed from the computer. The A/D converter simply converts
data as fast as it can (100,000 samples per second) on the
selected channel. This mode is not addressed further in this
report.
3. PACER
A schematic of the PACER is shown in Figure 2. In
its original form, a detailed description of the internal
operation is given in Ref. 1. The PACER consists of two
major sections, an "RPM counting section" and a "synchronized
command pulse section" . The "RPM counting section" contin-
uously counts the number of 250 KHz time base pulses that
occur between the once-per-revolution pulses received from
the test rig. This number of counts is available as an out-
put (IRPM) from the PACER on every revolution cycle.
The "synchronized command pulse" section is the heart
of the PACER. It uses a phase lock loop to generate 256
pulses within each pair of blade passages (i.e. 128 pulses
from blade #1 to blade #2 and 128 pulses from blade #2 to
blade #3) . At the same time, these pulses are counted and
compared with the programmed data conversion location speci-
fied in IBLADE. When the comparison is true, a command to
the A/D converter (A/D Device Command) is generated. Thus
a command to convert a data sample is synchronized with a
desired position of the rotation rotor in the machine.
19

III. CHANGES TO PACER HARDWARE
In order to determine the cause of the non-linearity in
the PACER, a test chassis was built to provide easy access
to the four circuit boards and to allow modifications to
be attempted without interference to the working unit. The
test chassis is shown in Figure 6. It is electrically iden-
tical to the system PACER shown in Figure 7 and uses the
same four circuit boards. Using the test PACER with an
oscilloscope it was possible to examine the wave forms, at
any point in the PACER circuit. In so doing, it was found
that even with the lock-on procedure recommended in Reference
1, the output pulses from the PLL (256*Fo/2) were not always
linearly spaced between the beginning and end of the input
pulses (Fo/2) . This non-linearity is seen in the oscillo-
scope traces shown in Figure 8, which shows the signal at
counter Bl. At counter Bl the pulse frequency is 1/32 of
the output frequency of the PLL which allows the non-linearity
to be obvious to the eye. It was further noted that a devi-
ation of as little as 3° from the ideal 270° phase relation
called for in Reference 1, caused non-linear spacing and
excessive unsteadiness ('jitter') of the pulses into counter
Bl. These problems were inherent in the 562N PLL when used
with digital waveforms because an analog phase comparator




A CD4046 (CMOS) PLL was therefore chosen to replace the
562N. The CD4046 uses a digital phase comparator to main-
tain lock [Ref. 7] and is specifically designed to operate
with digital waveform inputs as are found in the PACER appli-
cation. It also permits, with proper associated component
design, operation over an extremely wide frequency range
(by so-called frequency tracking) without loosing lock.
The changes which were made in the PLL and associated
circuitry are shown in Figure 3. Both the PLL and the dis-
crete component coupling circuits were changed. The replace-
ment of the old coupling circuits with CMOS-to-TTL (4050B
Buffer) and TTL-to-CMOS (7417 Drivers with pull-up resistors)
matching devices was necessary because of the special require-
ments of the CMOS PLL with regard to interfacing [Ref. 7].
The detailed circuitry of the CD4046 (CMOS) PLL is shown in




IV. CHANGE TO ACQUISITION SOFTWARE
A. METHODS OF INPUT/OUTPUT
The two methods available under RTE-IVB for input and
output are the "standard" method and Direct Memory Access
(DMA)
. In both methods the software driver controls the
initiation and completion of the I/O request. Figure 9 is
a schematic representation of the hardware and software
involved in an I/O request in the paced data acquisiton
process. The standard I/O method requires that the software
driver be entered for each data sample taken. In contrast,
the DMA I/O method uses the "dual channel port controller"
option of the 21 MX computer to bypass the requirement to
return to the driver for each new data sample [Ref. 2]. Thus
by using DMA, the time involved in executing the software
driver for each sample is saved.
B. INCORPORATION OF DMA
The system software was changed so that DMA was used for
the A/D I/O process. The DCPC option was added to the system
in 1977. The driver DVR56 was subsequently modified by
Hewlett Packard to permit DMA for I/O operation with the A/D
converter. The use of the DMA feature required only that
the proper parameters be specified in the CALL EXEC state-
ment for the A/D converter. Table I lists the parameters,
22

with their meanings, for the CALL EXEC statements used to
call the A/D converter and the PACER through the drivers
DVR56 and DVR70 respectively. The parameter "N" , which is
passed in the call to driver DVR56, sets up the DMA option
in the 21 MX I/O interface logic through the Dual Channel
Port Controller (DCPC) . The program A2D was written so as
to use the DMA feature. A flow chart, listings, and param-
eters used in program A2D and the drivers DVR56 and DVR70




Tests were run to verify the linearity of the new CMOS
PLL circuitry, to demonstrate the automatic lock on feature,
and to determine the speed at which data was acquired. The
tests were run using the test pulse generation circuit on
circuit board #4 of the PACER. This circuit provides an
electronically produced simulation of the 1/Rev and 1/Blade
pulses that would ordinarily be received from the test rig.
The test set up for the tests is shown in Figure 10. An
external signal generator was used to provide the driving
signal to the pulse generating circuit at the desired blade
passing frequency. Appendix C gives detailed procedures for
performing a simulation test run.
A. LINEARITY TEST
Figure 8 shows a comparison of PLL output pulses from
the 562N PLL and the new CMOS digital PLL circuits. It can
be seen that the new circuitry produces symmetric and evenly
spaced pulses while the old PLL circuit does not.
A linear ramp test signal was input to the A/D converter
on analog channel 0. The PACER test portion of program A2D
was run calling for a survey across the simulated blade pair
The test was repeated for the old and new PLL circuits.
Figures 11 and 12 show the output results from the PACER
24

using the old and new PLL circuits respectively. The appar-
ent "bending" of the ramp test signal when seen as the graphed
output from the old PLL method is due to the inherent non-
linearity of the 562N PLL. The strict linearity of the CMOS
digital PLL circuit was noted.
B. AUTO LOCK-ON TEST
The new CMOS digital PLL requires no lock-on procedures
as did the 562N PLL [Ref . 1] . Tests were run to confirm that
while varying the blade passing frequency, the new PLL remained
in a locked-on condition. It was shown that within the design
range of the PLL circuitry, any variation of blade passing
frequency (RPM) was followed without error by the digital
phase lock loop. Two separate PLL circuits were designed,
each one covering a range of blade passing frequencies. One
PLL circuit now covers the range from 250 Hz to 2.5 KHz. The
other covers the higher range from 3 KHz to 11.1 KHz. The
reasons for this division are explained in Appendix A.
C. TEST OF ACQUISITION TIME
Using the software methods used in Reference 1, a short
test program calling for a specified number of data samples
to be taken, was run. Clock time accurate to .1 millisec was
recorded by the program just before the first sample and just
after the last sample of data was acquired. The lapsed time
for the total acquisition was output. It was shown that up
to 10 revolutions of the machine rotor where required for
each data sample to be taken.
25

After changing to the DMA software method described in
section IV, similar tests were run. The results of these
tests are shown in Table II. It was noted that the interval




VI. CONCLUSIONS AND RECOMMENDATIONS
The desired improvements in the paced data acquisition
system were achieved; namely,
(1) The speed of acquisition of successive data samples
was increased to enable data to be sampled on every
revolution.
(2) The correlation between the position recorded for a
paced data sample and the physical position of the
probe with respect to the rotor at acquisition, was
significantly improved through an improvement in the
linearity and stability of the PLL and associated
circuitry.
(3) The manual adjustments previously required for each
small range of RPM were entirely eliminated by the
reported hardware modifications.
With the present hardware and software the PACER operates
as fast as is possible given the constraint that the 21 MX
computer operates always in the interrupt mode for all I/O
operations. If the need arises to survey across a blade pair
on one resolution and the computer can be dedicated to the
single task of acquiring paced data, then the non-interrupt
mode of 21 MX I/O processing could be used. This change
would eliminate other users during the paced data program
operation. It would require that the drivers DVR56 and DVR70

to be rewritten in assembly language and loaded into the
RTE-IVB operating system by the system manager. It is noted
however that the maximum data rate of 100,000 samples per
sec cannot be exceeded using the present A/D converter.
28
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Table II. Data Acquisition Times
Run Number Samples RPM Time Time/Rev rime/'Sample
Before DMA
1 100 17 ,300 1 .61 .0035 sec. .016]. sec.
2 100 17 ,400 1 .60 .0032 .016
3 20 7 ,500 .51 .008 .025
4 20 8 ,000 .45 .0075 .0225
5 500 30 ,000 9 .51 .002 .019
6 500 29 ,900 9 .50 .002 .019
After DMA
1 100 15 ,100 • 398 .00397 .00398
2 100 15 ,000 • 400 .004 .004
3 100 8 ,000 • 750 .0075 .0075
4 100 30 ,000 • 200 .002 .002
Table III . Components Used in PACER
COMPONENT SCHEMATIC NUMBER VALUE OR TYPE NO.
High Board Low Board





























Counter Bl thru B10 74193
Latch LI thru L8 7475
Comparator CI thru C4 9324
AND Gate Ul thru U3 7408
Inverter 11/ 12 7404
Buffer Fl thru F5 N4050B
Driver Al thru A4 7417N













































































































































































Figure 8. Pulse Trains at Counter Bl for
































































































































































The PLL circuit is shown in detail in Figure 4. A list-
ing of component values is found in Table III.
Two separate PLL circuits were designed and incorporated
into the hardware; one for each of two frequency ranges. This
was done in order to cover a very large total frequency range
while maintaining fast response to changes in frequency [Ref. 7]
In the following sections the design procedure which was fol-
lowed is documented.
A. 2 DIGITAL PHASE LOCK LOOP (CMOS) DESIGN
The CD4046 digital PLL requires four areas of external
design [Ref . 7]
.
(1) Selecting the timing capacitor C-, which determines
the center of the operating frequency range.
(2) Selecting the values of R 2 and ratio of R, to R~
which determine the upper and lower bounds of the
lock range.
(3) Selecting the ratios of R 3 to R. , R3 to Q~, and
their values, which contribute to determine the




(4) Interfacing the CMOS integrated circuit design
with the TTL integrated circuits already in the
PACER.
These areas are detailed in the following sections.
A. 2.1 Timing Capacitor
In the following discussion, figures and pages are
quoted with respect to Reference 8 , the main source for
design information. To begin the design a value of R2 was
chosen within the limits listed on page 228 of Ref. 8. The
value of CI was approximated using figure 5(b) of Ref. 8.
The value was then readjusted after testing to compensate
for the effects of the following component values.
A. 2. 2 R1/R2
The chosen frequency range (fmax/fmin) was used to
enter figure (c) of Ref. 8. The ratio R1/R2 was obtained
from the data in that figure using the design value of the
supply voltage to the PLL. Knowing the ratio R1/R2 and the
value of R2 selected in section A. 2.1, the value of Rl was
obtained.
A. 2. 3 R3/R4/C2
The design of the loop low-pass filter was a trial and
error iterative process because of effects from the counting
circuits Bl and B2 present in the loop [Ref. 7] . The RC
time constant of R3 and C2 determined the settling time of




The nominal values found in Reference 7 were used initially
and then these were adjusted to obtain what was considered
to be the best loop response to changes in the input frequen-
cy. Loop response time was found by putting small but rapid
perturbations on the test frequency, then noting the time to
regain phase lock-on. By balancing the response time (required
to be as fast as possible) against the settling time resulting
from the loop damping ratio (at a minimum to maintain stability)
across the frequency range, a satisfactory overall loop response
was attained.
A. 2. 4 Interfacing
Due to the extremely high input and output impedances
of CMOS integrated circuits, an interfacing buffer was needed
between the CMOS PLL output from pin 3 and the TTL counter
(Bl) input to pin 5 (Fig. 2). Also, interface drivers were
needed between the outputs of TLL counters BIO and B2 and the
inputs to the CMOS PLL at pins 14 and 3, respectively.
The buffer between PLL pin 4 and counter Bl pin 5
simply required wiring one of the unused buffers which were
part of the N4050B Hex buffer chip already in the PACER.
Since the N4050B used a +5 VDC supply, the required transition
from PLL +15V logic level to the counter +5v logic level was
made.
In order to transition from the TTL (+5v) logic level
of counters BIO and B2 outputs to the required PLL input
levels (greater than +7v for logic 1) , two 7417N TTL drivers
45

were used with 12 KQ, "pull up" resistors on their outputs.
This gave a high logic level of +15v and a low state current
drain on the drivers of only 1.25 ma each, well within their





This Appendix contains the following materials:
B.l ACQUISITION FORTRAN PROGRAM A2D [Ref. 10]
B.l.l Program A2D Flow Chart
B.l. 2 Program A2D Listing
B.l. 3 Program A2D Parameter Listing
B.2 SOFTWARE DRIVERS [Ref. 11, See Note 1]
B.2.1 Flow Chart
B.2. 2 Pacer Driver DVR 7
B.2. 3 A/D Driver DVR 56
Notes on Software Drivers
1. Copyright : The drivers DVR 70 and DVR 56 are copyrighted
by the Hewlett-Packard Company, 1978. Approval for repro-
duction granted by Hewlett-Packard 22 May, 1981.
2. The driver flow chart in B.2.1 is a simplified diagram
which shows the basic process for a typical driver. DVR
70 contains a series of steps which pass IBLADE (output)
and a section which receives IRPM (inputs) . The initiator
section first outputs IBLADE to the PACER. After that,
control is returned to the Central Interrupt Controller
to await the PACER interrupt signal indicating it has
IRPM ready to output. When the interrupt occurs, the
completion section of DVR 70 is entered and IRPM is passed,
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DVR 56, on the other hand, has only the input function
to complete. It accomplishes this task as the standard
driver indicated in the flow chart B.2.1. The beginning of
DVR 56 configures the DMA feature of the RTE-IVB [Ref . 2]
.















































B.1.2 Program A2D Listing






0006 C . PACED DATA ACQUISITION
0007 C .
0008 C . OPERATION AND TEST PROGRAM
0009 C .




0014 INTEGER CHANL ,AVERG , SURVEY , MODE , PAIR , POSIT , OFFSET
0015 90 WRITE (1,95)
0016 95 FORMATC WILL THIS BE SYSTEM TEST OR DATA RUN ? •
0017 *" i=DATA 0=TEST")
0018 READ <i,*)ITEST
0019 IF (ITEST ,EQ. 1) GO TO 96
0020 CALL ADTES(IGCB)
0021 CONTINUE
3022 GO TO 999
0023 96 URITE (1,97)
0024 97 FORMATC ENTER TEST NUMBER ")
0025 READ (i,*)N2
0026 99 WRITE (1,100)
0027 100 FORMATC" DO YOU WISH PROMPTING ? i=YES 0=NO")
0023 READ (i,*)Nl
0029 IF (Nl .EO. i) GO TO 102
030 101 URITE (1,110)
0031 110 FORMATC ENTER CHANL
, SURVEY, PAIR , POSIT , AVERG, OFFSET"
)
0032 READ (1,*) CHANL , SURVEY
,
PAIR , POSI T , AVERG .OFFSET
033 GO TO 107
0034 102 WRITE ( 1 , 120)
0035 120 FORMATC ENTER DATA CHANNEL. LIMITS 0-15")
0036 READ (i,*)CHANL
0037 URITE (1,112)
0033 112 FORMATC ENTER * DATA SAMPLES TO AVERAGE. LIMITS 1-99")
0039 READ (1,*) AVERG
0040 URITE (1,130)
0041 130 FORMATC DO YOU WISH A SURVEY OR SINCLE PT ? i=SURV",
0042 *" 0=SINGLE")
0043 READ (1,*) SURVEY
0044 IF (SURVEY
. EQ , 1) GO TO 104
45 URITE (1,103)
0046 103 FORMATC WHICH BLADE PAIR DO YOU WISH TO SEE ? LIMITS",
47 *" 1-9")
0048 READ (1,*) PAIR
0049 WRITE (1,113)
0050 113 FORMATC WHICH POSITION BETWEEN BLADE PAIR ? LIMITS ".
051 *" 1-2S6")
0052 READ (1,*) POSIT
0053 MODE=i
0054 GO TO 107
0055 104 MODE=i
056 WRITE (1,145)
0057 145 FORMATC WHICH BLADE PAIR DO YOU WISH TO SEE ? LIMITS",
53 *" 1-9")
0059 READ (1,*) PAIR
0060 WRITE (1,165)
0061 165 FORMATC DO YOU WANT TO OFFSET THE SURVEY ? 1=YES 0=NO")
0062 READ (1,*) OFFSET
0063 IF (OFFSET . EQ . 0) GO TO 107
0064 WRITE (1,166)
0065 166 FORMATC ENTER % OFFSET. (WILL DELAY START V. OF 256)"
0066 *" CHOICES- 50. 25, 12, OR 6")
0067 READ (1,*) OFFSET
0068 107 WRITE (1,170)
0069 170 FORMATC IS A/D CONVERTER ON ? IS TEST SET-UP READY ?",
70 *" i=YES 0=NO")
0071 READ <1,*)N3
0072 IF <N8 'EQ. 0) GO TO 107
0073 175 CALL RPACE ( CHANL , AVERG, SURVEY , MODE , PAIR , POSIT , OFFSET ,N2)
0074 176 WRITE (1,177)
0075 177 FORMATC DO YOU WISH ANOTHER RUN ? i=YES 0=NO")
0076 READ (1,*) N3
0077 IF (N3 .EQ. 1) GO TO 90
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160 FORMAT <25X,">>> END OF RUNS <<(",//)
997 STOP
END





DATA ACQI8IT10N SUBROUTINE !
WlrAlL ' KRVPT(256)
'
I) .1 Ml: NS TON I BUFF (99) , t TIMF(S)
N*iAVG .
CALL t XI C (11,11 I Ml- . I YE AR ) v
UNTIL (6.70) N2.ITI/1F.(S>,IYEAR
70 FURMAI <//,10X " THIS IS TEST *",!?," RUN ON JULIAN",
t" DAfL " , T ». <X. 14,//)
If ( I.SURU . ' tU! 1) r.O TO 120
SINGLE POINT ACQUISITION
IBLADE=256*< JPAIFI-1 )»IF*OSIT
IF ( I MOM , 10. 0) GO TO 100
IBLADE* I Rl V^*- 100 00 OB
100 CALL EXEC (.1, 17)
CALL EXFC (1. ,17, FRPM.1 , I BLADE)
CALL EXEC <1 j2U,IBUFF,N, ICHAN, 0)
1)0 1 10 I -1 . IAVG
1 1 RBUf F »RBUFF+FLOAT<IBUFF<I ) >/3276B
PTDATA=IH<UI F/JAVG
CO TO 19<>
SURVEY ACROSS BLADE PAIR ACQUISITION
120 TF ( TOFFS .EG. 0) CO TO 12S
IOFF8*100/IUFFS
OH (() J 2?
125 TOFFS =1
127 DO 140 T- 1,256
[BLABF-256*( IPAIR-i HJ+2S6/IOFFS+100000B
CALL EXEC (3,19)
CALL EXEC (1,19, f PPM, 1,1 BLADE)
CALL EXEC (1. ,20, I BUFF, N, [CHAN, 0)
RBUFF»(I .
DO 1.4 K~.l.N
130 RHUFF «RBUFF+FLUAT< JBUFF(I) )/32760.
DArA="RBUFFVIAVG




146 FORMAT (//. 2.1X , "PACED SURVEY DATA",//)
WRITE (6,140) SRVPT
1 4H FOR MAI (R<2X ,F8.7> >
ISO RPM=60/< fKPM*. 00 004)
WRITE (6.16S) RPM
165 FORMAT (/, 20 X, "COMPRESSOR RPM FOR THIS RUN WAS ",
CF7.2,/)
CO TO 997
195 WRITE (6,196) IPOS FT
,
1PAIR.PTDATA
196 FORMAT (" THE DATA VALUE FUR POST 1 ION ",I3," OF BLADE PAIR",#/2," IS ",F1 0.7)










015? INTEGER TIME( 5) . NOCR ( 2) , IVOLT ( 128)
0160 REAL RV0LT(128)
0161 DATA NOCR /0 0033B , 040433B/
0162 DATA ICHAN /0/
0163 101 FORMATC THIS WILL TEST THE PACED DATA SYSTEM FOR ",
0164 ^"CONTINUITY AND LINEARITY.",/,'' ENTER THE SIMULATED",
0165 *" BLADE PAIR TO VIEW. LIMITS 1-8")
0166 WRITE (1,101)
0167 READ (1, *) IPAIR
0168 100 WRITE (1,102)
0169 102 FORMATC" 13 THE TEST SET UP READY AS PER MANUAL ?",
0170 *" 1=YES 0=NO")
0171 READ (1,*) N4
0172 IF (N4 :EQ. 0) GO TO 100
0173 IBLADE =
0174 IBLADE = IBLADE+256*IP AIR
0175 IBLADE = IBLADE+i 00 0B
0176 DO 128 1=1,128
0177 IBLADE=IBLADE+i
0178 CALL EXEC (3,19)
0179 20 CALL EXEC ( 1 , 1 9, IRPM , 1 , IBLADE
)




0185 CALL PLOTR( IGCB,ID,i ,LU)
0186 CALL LIMTT( IGC3,0. ,280. ,0. ,187.
)
0187 CALL SETAR( IGCB,i .5)
0188 CALL VIEWP(IGCB,20 . ,140. ,20 . ,80 . )
0189 CALL WINDU( IGCB.O . ,128. ,0 ., 1 . )
0190 CALL FXD(IGCB,i )
0191 CALL LGRID( IGCB, -2. , . 05.0 . ,0 . ,8. ,5. .1,
)
0192 CALL MOVE(IGCB,i. ,RVOLTtl) 5
0193 DO 55 K=2, 123
0194 EX-FLOAT(K)
0195 55 CALL DR AW ( IGCB , EX , RVOLTU ) )
0196 CALL VIEWP< IGCB, 0. ,150
.
,0 ,, 100 . )
0197 CALL UINDWC IGCB.O ., ISO . ,0 ., 100 . )
0198 CALL M0VE(IGCB,64, ,90.
)



























The A/D analog input channel to be sampled




The pair of passages selected
The position within the pair of passages
To start the survey later than position #1




The name of the set of digital data
storage locations
Test number that date
Floating point data storage
The data value at the selected point
The array holding the data surveyed





















B.2.2 Pacer Driver DVR 70
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D003 FNT T.75J,C.7«» f C.XX,I.XX
000M *
0005* DRTVFR FHR NAVAL POSTGRADUATE SCHOOL MOTEREY CA.
00«fc* AUTHHR} JIM M0ORT5 *'£FL Y SANTA CLARA 403 -9Q6-9B00
(^71^7 *
3008* THTS RT£ 0°IVE B WILL OI'TPUT A BL*QF NUMBER TO
000g* THE PATE" AND PF.TU»N THE RPM VALUE*.
«e!l* CALLING SEOUfNPES
00<2* CALL E^EC ( i ,l.u; IRPM,L£N, T8LAOE1 >>>>> NORMAL INPUT (READ)
ffl 013* L" » I ORICAL MNIT NUMBER op PACER
0014* I»PM a PETIJOMPQ RPM VAL ,! F FP0 w PACEP
<*015* LFM a ' fNHRMALJi * « (NOP - IMMFo'. COMPLETION)
<*01S* I«LAOE = PACEP PLAOE NUMBER (16 BTT [NTECFR1
001 7 +
0pM8* CAl L EvE0(3,LUl >>>>> ClE«R Control on PACEP
00 < 9*
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r*040 ™p"21
->6?f»7o PFJCT LOA P2 P£.!ECT ERROR A*2
^041 f?^2' 1 2«cin>fei» JMP T.70,1 P£ T UPN TD IOC
0042*
0043* PBDCES-S P£aO RFQUEST
0044*
»045 flftfi»23 i 6 » 6«7 D.yi LOA FcjTa.I C£T PUFFER LENRTH
004g n^r. 2 A C10?R"2 SZA CHFC* TF =
W/iA7 fflMP2«? fli2*0.70P JMP D.Y3 ND, NORM AL PROCESS fl WORD WRL BE TNPL
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00«>4 TT-31 ^7?0^5R STA C.70 STUF^ INTO CDNTINIJATDR RETURN
H0«;5 »^3? 12P046P JMP D.X2 FNT£P CONTINUATOR SECTION
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B.2.3 A/D Driver DVR 56
A.DVR56 T = 00003 IS ON CR00002 USING 00024 BLKS R=0000
1)00 i
0002 ASMB,R>L.B,C DVR56 JUNE, 71




0007 * FORTRAN. CALL: CALL EXEC ( 1 ,IDRT . I BUFF , N , ICHAN , 1CODE
)
0008 * IDRT SUBSYSTEM DEVICE REFERENCE NUMBER
0009 * IBUFF INTEGER ARRAY (DATA STORAGE BUFFER)
0010 * N NUMBER OF CONVERSIONS (DATA POINTS)
0011 * ICHAN CHANNEL NUMBER
0012 * ICCDE: SUBSYSTEM/MODE:
0013 * 2311 DIG ENCODE
0014 * 1 2311 DIG PACE
0015 * 2 2311 SEO ENCODE
0016 * 3 2311 SEQ PACE
0017 * 4 2311 DIG FREE
0018 * S 2311 SEQ FREE
001? * 6 2310 DIG
0020 * 7 2310 SEQ
0021 SPC 1




0026 * CONFIGURE INITIATION SECTION IO
0027 SPC 1
0023 STA B SAVE IO ADDRESS
0029 IOR OTA CONFIGURE
0030 STA 1012
0031 STA IOi A/D
0032 STA 1013
0033 STA 109 CONVERTER
0034 STA 1015
0035 STA 1016
0036 ADA =B300 IO






0043 STA 102 CONFIGURE
0044 ADA =B1100 DMA
0045 STA 108 IO










0056 * VALID REQUEST CHECK
0057 SPC 1
0058 LDA EQT6.I READ
0059 CPA =B1
0060 JMP *+3 YES
0061 ERROR CLA,INA NO - REJECT
62 JMP I. 56, I RETURN
0063 LDA EQT8.I NUMBER OF REQUESTED
0064 CMA.INA DATA POINTS GREATER
0065 SSA.RSS THAN ZERO?
0066 JMP ERROR NO - GO TO REJECT
0067 SPC 1
0068 * CONSTRUCT DMA CONTROL UORD
0069 SPC 1
0070 CLA.CCE INITIALIZE SWITCH
0071 STA UiOii TO 2310 OPERATION
072 LDA B IO ADDRESS INTO A
0073 ADA =820000 ADD CLC OPTION
0074 LDB EQT10,I CODE UORD INTO B
0075 ADB =D-6 6 OR 7? I.E., 2310?
0076 CCE,SSB YES
0077 JMP .2311 NO, 2311 OPERATION
0073 STB DO. SI SET TO 2310 SEO OR DIG MODE
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0079 ELA,RAR ADD STC OPTION
0080 JMP 102
OOSi SPC .1
0082 .2311 STB UiOii SET SWITCH TO 2311 OPERATI
0083 LOB EQTiO.I CODE UORD INTO B
0084 CPB =B2 IF CODE OR 2,
008S RSS ADD STC OPTION
0086 SZB,RSS
0037 ELA.RAR






CHANNEL * TO A
0093 1016
0094 CPB =B4 ICODE COMMAND PROGRAM
009S JMP AHEAD * * *
0096 RBR ,SLB DIG ENCODE 0O0OCH
97 JMP *+4 1 DIG PACE OiOOCH
0098 RBR.SLB 2 SEO ENCODE 040000
0099 JMP *+3 3 SEQ PACE 050000
OiOO JMP SINGL 4 DIG FREE 020 OCH
OiOl RBR 5 SEQ FREE 070000
0102 SPC 1
0103 CLA





0109 ADA =610000 PACER ENABLE BIT
0110 RBR,SLB
0111 AHEAD ADA =620000 FREE RUN BIT
0112 STA B
0113 3KP
0114 * OUTP JORDS TO DMA AND A/D
0115 SPC 1
0116 LDA TEMP
0117 102 OTA DMA CUi TO DMA
0118 103 CLC DMA
0119 LDA E.QT7.I
I OR -B100 00
BUFFER ADDRESS TO A
0120 DMA INPUT BIT
0121 104 OTA DMA CU2 TO DMA
0122 105 STC DMA
123 LDA EQT3,I UORD COUNT (BUFF LENi
0124 CMA,INA NEGATIVE TO OUTPUT TO DMA
0125 106 OTA DMA CW3 TO DMA
0126 CLE TURN OFF INTERRUPT







0131 107 CLF A.2.D
0132 109 OTA A.2.
D
ACTIVATE
0133 IOiO STC A.2.D A/D CONVERTER
0134 108 STC DMA,C ACTIVATE DMA
0135 CLA
0136 CPA DUMMY
0137 JMP I .56,1 RETURN














0150 .2310 LDA EQT9.I CHANNEL * TO A
0151 1012 OTA A. 2.6 OUTPUT RANDOM MODE
0152 ELA,KAR SET DIGITIZE MODE
0153 1013 OTA A.2.D OUTPUT DIG MODE
0154 1014 STC A .2 .D,C ACTIVATE 2310
0155 LDB DO. Si DIG OR SEQ?
0156 SZB,RSS





0160 IOR =B40000 SET SEQ MODE
Oi6i 1015 OTA A. 2.D OUTPUT NEXT MODE
0162 IMP 108
0163 SKP
0164 * COMPLETION SECTION
0165 SPC 1
0166 C.56 NOP
0167 IOR CLC CONFIGURE
0168 STA *+i CLC DMA INSTRUCTION
0169 CLC DMA
0170 LDA EQT4,I A/D ADDRESS
0171 AND = B77 TO A
0172 IOR OTA CONFIGURE OTA A.2.D
0173 STA * + 2 INSTRUCTION
0174 CLA.,CCE TURN OFF
017S OTA A.2.D PACER




0178 JMP C.56,1 RETURN COMPLETION
017? SKP
0180 * CONSTANTS
0181 CLC CLC 10
0182 OTA OTA 10
0183 DO. SI ess 1





018? TEMP EQU C.56
0190 A EQU
0191 B EQU 1
0192 SPC 3




0197 EQT4 EQU .+11
0198 EQT6 EQU .+13
0199 EQT7 EQU . +14
0200 EQT8 EQU . +15
0201 EQT9 EQU . +16
0202 EQT10 EQU ,+17
0203 SPC 1
020 4 CHAN EQU .+19
0205 INTBA EQU . +4








The two sections of this Appendix describe the use of
program A2D for both (C.l) System Verification and (C.2) Test
Data Acquisition.
C.l SYSTEM VERIFICATION
In order to verify the complete paced data acquisition
system (software and hardware) , the following steps should
be followed using the equipment shown in Fig. C.l.
C.l.l Procedure
A WaveTek 142 signal generator or equivalent should
be used to drive the test pulse feature of the PACER.
(1) Connect the "sync" output of the signal generator
to the "sync" input on the PACER panel (Fig. 7)
.
(2) Connect the 50 Q, output of the WaveTek to the
A/D analog channel to be tested (normally 0) and
to the oscilloscope.
(3) Turn on the A/D converter.
(4) Set the WaveTek panel switches to produce a ramp
voltage of 1 volt maximum peak amplitude from the
50 Q output.
(5) On the PACER front panel connect the jack marked
"BL" INPUT to the jack marked "BL" OUTPUT. Do
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the same for the jacks marked "REV" INPUT and
"REV" OUTPUT.
(6) Make sure "PACER ON" switches are in the "ON"
position.
(7) Ensure that the Card #3 with the frequency range
encompassing the blade passing frequency set on
the WaveTek generator is installed in the PACER.
If necessary remove the front panel air vent and
replace Card #3 with the proper range card. Card
#3 is shown in Figure 7.
(8) Turn on the PACER power switch and verify that
the red pilot lamp is lit on the front panel.
(9) Log on the 21MX computer following the directions
in the TPL Data Acquisition Manual.
(10) Once logged on, mount cartridge 28. Turn on the
plotter and select the desired pen. Call up the
Acquisition (Fortran) Program A2D with the command
RP, A2D. Run the program with the command RU, A2D.
The interactive program will prompt the user for
responses. The responses are explained in the
prompts which are given at the terminal. The
prompts are as follows:
(a) System test or data run: enter 0.
(b) Simulated blade pair to survey: enter any
number 1-8.




After prompt (c) is answered yes, and if the test
is successful, the plotter will plot the same
ramp signal that was set on the oscilloscope in
C.l.l step 4 (Fig. 12). The linearity and smooth-
ness of the ramp signal indicate the degree to
which data acquired under pacer control agree
with the analog data input to the A/D converter.
C.2 TEST DATA ACQUISITION
In order to acquire paced data from the compressor (or other)
test rig, the following steps should be followed with the
equipment shown in Fig. C.l.
C.2.1 Procedure
(1) Cables to the PACER from the optical timing wheel
on the test machine should be connected as shown
in Fig. C.2. Verify the transducer input connec-
tions to the A/D converter at the A/D junction
box.
(2) Turn on the A/D converter. Turn on the signal
conditioner.
(3) Log on the 21MX computer following directions in
the TPL Data Acquisition User's Manual. Call
the Acquisition (Fortran) Program A2D by using
the command RP , A2D. Then run the program by
issuing the command RU, A2D.
(4) The interactive program will prompt the user
for the following:

(a) System Test or Data Run: enter 1.
(b) Test number - enter integer.
(c) Do you wish prompting: Yes - enter 1,
no - enter 0.
From this point on, the program prompts are
self-explanatory
.
(5) At the completion of the data acquisition, the
data values are printed out as shown in Table C-I.
(6) The final prompt will ask if another run is
desired.
C.2.2 Data Storage
The survey data acquired in the program A2D is contained
in the data memory locations SRUPT (J) where J = 1 - 256. The
program A2D may be modified to output the data as desired by
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